

# Contents

Preface

xvii

---

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>1.1</b>	<b>Definition of data acquisition and control</b>	<b>1</b>
<b>1.2</b>	<b>Fundamentals of data acquisition</b>	<b>2</b>
1.2.1	Transducers and sensors	3
1.2.2	Field wiring and communications cabling	3
1.2.3	Signal conditioning	3
1.2.4	Data acquisition hardware	4
1.2.5	Data acquisition software	5
1.2.6	Host computer	5
<b>1.3</b>	<b>Data acquisition and control system configuration</b>	<b>6</b>
1.3.1	Computer plug-in I/O	7
1.3.2	Distributed I/O	8
1.3.3	Stand-alone or distributed loggers/controllers	9
1.3.4	IEEE 488 (GPIB) remote programmable instruments	11
<b>2</b>	<b>Analog and digital signals</b>	<b>13</b>
<b>2.1</b>	<b>Classification of signals</b>	<b>13</b>
2.1.1	Digital signals binary signals	14
2.1.2	Analog signals	15
<b>2.2</b>	<b>Sensors and transducers</b>	<b>17</b>
<b>2.3</b>	<b>Transducer characteristics</b>	<b>17</b>
<b>2.4</b>	<b>Resistance temperature detectors (RTDs)</b>	<b>19</b>
2.4.1	Characteristics of RTDs	19
2.4.2	Linearity of RTDs	19
2.4.3	Measurement circuits and considerations for RTDs	20
<b>2.5</b>	<b>Thermistors</b>	<b>22</b>
<b>2.6</b>	<b>Thermocouples</b>	<b>22</b>
2.6.1	Reference junction compensation	23
2.6.2	Isothermal block and compensation cables	24
2.6.3	Thermocouple linearization	24
2.6.4	Thermocouple types and standards	25
2.6.5	Thermocouple construction	26
2.6.6	Measurement errors	26
2.6.7	Wiring configurations	27
<b>2.7</b>	<b>Strain gauges</b>	<b>28</b>
<b>2.8</b>	<b>Wheatstone bridges</b>	<b>29</b>
2.8.1	General characteristics	29
2.8.2	Quarter bridge configuration	30

2.8.3	Half bridge configuration	31
2.8.4	Full bridge configuration	32
2.8.5	Wiring connections	32
2.8.6	Temperature considerations	34
2.8.7	Measurement errors	34
<b>3</b>	<b>Signal conditioning</b>	<b>36</b>
<b>3.1</b>	<b>Introduction</b>	<b>36</b>
<b>3.2</b>	<b>Types of signal conditioning</b>	<b>37</b>
3.2.1	Amplification	37
3.2.2	Isolation	37
3.2.3	Filtering	38
3.2.4	Linearization	44
<b>3.3</b>	<b>Classes of signal conditioning</b>	<b>44</b>
3.3.1	Plug-in board signal conditioning	44
3.3.2	Direct connect modular – two-wire transmitters	45
3.3.3	Distributed I/O – digital transmitters	46
<b>3.4</b>	<b>Field wiring and signal measurement</b>	<b>48</b>
3.4.1	Grounded signal sources	49
3.4.2	Floating signal sources	49
3.4.3	Single-ended measurement	50
3.4.4	Differential measurement	50
3.4.5	Common mode voltages and CMRR	50
3.4.6	Measuring grounded signal sources	52
3.4.7	Ground loops	53
3.4.8	Signal circuit isolation	53
3.4.9	Measuring ungrounded signal sources	54
3.4.10	System isolation	55
<b>3.5</b>	<b>Noise and interference</b>	<b>56</b>
3.5.1	Definition of noise and interference	56
3.5.2	Sources and types of noise	56
<b>3.6</b>	<b>Minimizing noise</b>	<b>61</b>
3.6.1	Cable shielding and shield earthing	61
3.6.2	Grounding cable shields	62
<b>3.7</b>	<b>Shielded and twisted-pair cable</b>	<b>64</b>
3.7.1	Twisted-pair cables	65
3.7.2	Coaxial cables	66
<b>4</b>	<b>The PC for real time work</b>	<b>67</b>
	<b>Introduction</b>	<b>67</b>
<b>4.1</b>	<b>Operating systems</b>	<b>67</b>
4.1.1	DOS	68
4.1.2	Microsoft Windows 3.1, 95, 98, 2000 and NT	69
4.1.3	UNIX	71
<b>4.2</b>	<b>Operation of interrupts</b>	<b>72</b>

4.2.1	Hardware interrupts	73
4.2.2	Non-maskable interrupts	73
4.2.3	Maskable interrupts	73
4.2.4	Programmable interrupt controller(s)	73
4.2.5	Initialization required for interrupts	75
4.2.6	I/O devices requesting interrupt service	75
4.2.7	Interrupt service routines	76
4.2.8	Sharing interrupts	77
<b>4.3</b>	<b>Operation of direct memory access (DMA)</b>	<b>77</b>
4.3.1	DMA controllers	78
4.3.2	Initialization required for DMA control	79
4.3.3	I/O devices requesting DMA	79
4.3.4	Terminal count signal	80
4.3.5	DMA modes	81
<b>4.4</b>	<b>Repeat string instructions (REP INSW)</b>	<b>83</b>
<b>4.5</b>	<b>Polled data transfer</b>	<b>84</b>
<b>4.6</b>	<b>Data transfer speed (polled I/O, interrupt I/O, DMA)</b>	<b>96</b>
<b>4.7</b>	<b>Memory</b>	<b>97</b>
4.7.1	Base memory	97
4.7.2	Expanded memory system (EMS)	98
4.7.3	Extended memory (XMS)	99
4.7.4	Expansion memory hardware	99
<b>4.8</b>	<b>Expansion bus standards (ISA, EISA, PCI, and PXI bus)</b>	<b>99</b>
4.8.1	ISA bus	99
4.8.2	Microchannel bus	108
4.8.3	EISA bus	108
4.8.4	The PCI, compactPCI and PXI bus	109
<b>4.9</b>	<b>Serial communications</b>	<b>112</b>
4.9.1	Standard settings	112
4.9.2	Intelligent serial ports	112
<b>4.10</b>	<b>Interfacing techniques to the IBM PC</b>	<b>113</b>
4.10.1	Hardware considerations	114
4.10.2	Address decoding	115
4.10.3	Timing requirements	116
<hr/> <b>5</b>	<hr/> <b>Plug-in data acquisition boards</b>	<hr/> <b>119</b>
<b>5.1</b>	<b>Introduction</b>	<b>119</b>
<b>5.2</b>	<b>A/D Boards</b>	<b>120</b>
5.2.1	Multiplexers	120
5.2.2	Input signal amplifier	121
5.2.3	Channel-gain arrays	123
5.2.4	Sample and hold circuits	123
5.2.5	A/D converters	124
5.2.6	Memory (FIFO) buffer	136

5.2.7	Timing circuitry	136
5.2.8	Expansion bus interface	137
<b>5.3</b>	<b>Single ended vs differential signals</b>	<b>138</b>
5.3.1	Single ended inputs	138
5.3.2	Pseudo-differential configuration	139
5.3.3	Differential inputs	140
<b>5.4</b>	<b>Resolution, dynamic range and accuracy of A/D boards</b>	<b>141</b>
5.4.1	Dynamic range	141
5.4.2	Resolution	141
5.4.3	System accuracy	142
<b>5.5</b>	<b>Sampling rate and the Nyquist theorem</b>	<b>143</b>
5.5.1	Nyquist's theorem	143
5.5.2	Aliasing	143
5.5.3	Preventing aliasing	146
5.5.4	Practical examples	148
<b>5.6</b>	<b>Sampling techniques</b>	<b>151</b>
5.6.1	Continuous channel scanning	151
5.6.2	Simultaneous sampling	153
5.6.3	Block mode operations	154
<b>5.7</b>	<b>Speed vs throughput</b>	<b>156</b>
<b>5.8</b>	<b>D/A boards</b>	<b>157</b>
5.8.1	Digital to analog converters	158
5.8.2	Parameters of D/A converters	160
5.8.3	Functional characteristics of D/A boards	162
5.8.4	Memory (FIFO) buffer	162
5.8.5	Timing circuitry	163
5.8.6	Output amplifier buffer	163
5.8.7	Expansion bus interface	163
<b>5.9</b>	<b>Digital I/O boards</b>	<b>164</b>
<b>5.10</b>	<b>Interfacing digital inputs/outputs</b>	<b>166</b>
5.10.1	Switch sensing	166
5.10.2	AC/DC voltage sensing	167
5.10.3	Driving an LED indicator	168
5.10.4	Driving relays	168
<b>5.11</b>	<b>Counter/timer I/O boards</b>	<b>170</b>
<hr/>		
<b>6</b>	<b>Serial data communications</b>	<b>176</b>
<hr/>		
<b>6.1</b>	<b>Definitions and basic principles</b>	<b>176</b>
6.1.1	Transmission modes – simplex and duplex	177
6.1.2	Coding of messages	178
6.1.3	Format of data communications messages	181
6.1.4	Data transmission speed	182
<b>6.2</b>	<b>RS-232-C interface standard</b>	<b>182</b>
6.2.1	Electrical signal characteristics	183
6.2.2	Interface mechanical characteristics	186

6.2.3	Functional description of the interchange circuits	187
6.2.4	The sequence of operation of the EIA-232 interface	188
6.2.5	Examples of RS-232 interfaces	190
6.2.6	Main features of the RS-232 Interface Standard	190
<b>6.3</b>	<b>RS-485 interface standard</b>	<b>191</b>
6.3.1	RS-485 repeaters	192
<b>6.4</b>	<b>Comparison of the RS-232 and RS-485 standards</b>	<b>193</b>
<b>6.5</b>	<b>The 20 mA current loop</b>	<b>194</b>
<b>6.6</b>	<b>Serial interface converters</b>	<b>194</b>
<b>6.7</b>	<b>Protocols</b>	<b>195</b>
6.7.1	Flow control protocols	196
6.7.2	ASCII-based protocols	196
<b>6.8</b>	<b>Error detection</b>	<b>198</b>
6.8.1	Character redundancy checks	199
6.8.2	Block redundancy checks	199
6.8.3	Cyclic redundancy Checks	199
<b>6.9</b>	<b>Troubleshooting &amp; testing serial data communication circuits</b>	<b>200</b>
6.9.1	The breakout box	201
6.9.2	Null modem	201
6.9.3	Loop back plug	202
6.9.4	Protocol analyzer	202
6.9.5	The PC as a protocol analyzer	202
<hr/> <b>7</b>	<hr/> <b>Distributed and stand-alone loggers/controllers</b>	<hr/> <b>204</b>
<b>7.1</b>	<b>Introduction</b>	<b>204</b>
<b>7.2</b>	<b>Methods of operation</b>	<b>204</b>
7.2.1	Programming and logging data using PCMCIA cards	205
7.2.2	Stand-alone operation	206
7.2.3	Direct connection to the host PC	206
7.2.4	Remote connection to the host PC	208
<b>7.3</b>	<b>Stand-alone logger/controller hardware</b>	<b>209</b>
7.3.1	Microprocessors	210
7.3.2	Memory	210
7.3.3	Real time clock	211
7.3.4	Universal asynchronous receiver/transmitter (UART)	212
7.3.5	Power supply	213
7.3.6	Power management circuitry	214
7.3.7	Analog inputs and digital I/O	215
7.3.8	Expansion modules	217
<b>7.4</b>	<b>Communications hardware interface</b>	<b>217</b>
7.4.1	RS-232 interface	217
7.4.2	RS-485 standard	219
7.4.3	Communication bottlenecks and system performance	219
7.4.4	Using Ethernet to connect data loggers	220
<b>7.5</b>	<b>Stand-alone logger/controller firmware</b>	<b>220</b>

<b>7.6</b>	<b>Stand-alone logger/controller software design</b>	<b>221</b>
7.6.1	ASCII based command formats	222
7.6.2	ASCII based data formats	223
7.6.3	Error reporting	223
7.6.4	System commands	224
7.6.5	Channel commands	224
7.6.6	Schedules	226
7.6.7	Alarms	229
7.6.8	Data logging and retrieval	229
<b>7.7</b>	<b>Host software</b>	<b>230</b>
<b>7.8</b>	<b>Considerations in using standalone logger/controllers</b>	<b>231</b>
<b>7.9</b>	<b>Stand-alone logger/controllers vs internal systems</b>	<b>232</b>
7.9.1	Advantages	232
7.9.2	Disadvantages	232
<hr/>		
<b>8</b>	<b>IEEE 488 Standard</b>	<b>234</b>
<hr/>		
<b>8.1</b>	<b>Introduction</b>	<b>234</b>
<b>8.2</b>	<b>Electrical and mechanical characteristics</b>	<b>235</b>
<b>8.3</b>	<b>Physical connection configurations</b>	<b>236</b>
<b>8.4</b>	<b>Device types</b>	<b>237</b>
<b>8.5</b>	<b>Bus structure</b>	<b>238</b>
8.5.1	Data lines	239
8.5.2	Interface management lines	239
8.5.3	Handshake lines	240
<b>8.6</b>	<b> GPIB handshaking</b>	<b>240</b>
<b>8.7</b>	<b>Device communication</b>	<b>241</b>
8.7.1	GPIB addressing	242
8.7.2	Un-addressing devices	242
8.7.3	Terminating data messages	242
8.7.4	Sending and receiving data	243
<b>8.8</b>	<b>IEEE 488.2</b>	<b>243</b>
8.8.1	Requirements of IEEE 488.2 controllers	243
8.8.2	IEEE 488.2 control sequences	244
8.8.3	IEEE 488.2 protocols	244
8.8.4	Device interface capabilities	246
8.8.5	Status reporting model	246
8.8.6	Common command set	247
<b>8.9</b>	<b>Standard commands for programmable instruments (SCPI)</b>	<b>248</b>
8.9.1	IEEE 488.2 common commands required by the SCPI	248
8.9.2	SCPI required commands	249
8.9.3	The SCPI programming command model	249
8.9.4	SCPI hierarchical command structure	251
<hr/>		
<b>9</b>	<b>Ethernet &amp; LAN systems</b>	<b>252</b>
<hr/>		

<b>9.1</b>	<b>Ethernet and fieldbuses for data acquisition</b>	<b>252</b>
<b>9.2</b>	<b>Physical layer</b>	<b>253</b>
9.2.1	10Base5 systems	253
9.2.2	10Base2 systems	256
9.2.3	10BaseT	257
9.2.4	10BaseF	258
9.2.5	100 Base-T (100 Base-TX, T4, FX,T2)	258
<b>9.3</b>	<b>Medium access control</b>	<b>260</b>
<b>9.4</b>	<b>MAC frame format</b>	<b>263</b>
<b>9.5</b>	<b>Difference between 802.3 and Ethernet</b>	<b>264</b>
<b>9.6</b>	<b>Reducing collisions</b>	<b>265</b>
<b>9.7</b>	<b>Ethernet design rules</b>	<b>265</b>
9.7.1	Length of the cable segment	265
9.7.2	Maximum transceiver cable length	266
9.7.3	Node placement rules	266
9.7.4	Maximum transmission path	266
9.7.5	Maximum network size	267
9.7.6	Repeater rules	267
9.7.7	Cable system grounding	268
<b>9.8</b>	<b>Fieldbuses</b>	<b>268</b>
<hr/> <b>10</b>	<hr/> <b>The universal serial bus (USB)</b>	<hr/> <b>271</b>
<b>10.1</b>	<b>Introduction</b>	<b>271</b>
<b>10.2</b>	<b>USB overall structure</b>	<b>271</b>
10.2.1	Topology	272
10.2.2	Host hubs	273
10.2.3	The connectors (Type A and B)	274
10.2.4	Low-speed cables and high-speed cables	274
10.2.5	External hubs	274
10.2.6	USB devices	275
10.2.7	Host hub controller hardware and driver	275
10.2.8	USB software driver	276
10.2.9	Device drivers	276
10.2.10	Communication flow	276
<b>10.3</b>	<b>The physical layer</b>	<b>277</b>
10.3.1	Connectors	278
10.3.2	Cables	278
10.3.3	Signaling	279
10.3.4	NRZI and bit stuffing	280
10.3.5	Power distribution	280
<b>10.4</b>	<b>Datalink layer</b>	<b>281</b>
10.4.1	Transfer types	282
10.4.2	Packets and frames	282
<b>10.5</b>	<b>Application layer (user layer)</b>	<b>283</b>
<b>10.6</b>	<b>Conclusion</b>	<b>283</b>

10.6.1	Acknowledgements	284
--------	------------------	-----

---

## **11** Specific techniques **285**

---

<b>11.1</b>	<b>Open and closed loop control</b>	<b>285</b>
11.1.1	Definitions	285
11.1.2	Fluid level closed loop control system	286
11.1.3	PID control algorithms	286
11.1.4	Transient performance – step response	288
11.1.5	Deadband	289
11.1.6	Output limiting	289
11.1.7	Manual control – bumpless transfer	289
<b>11.2</b>	<b>Capturing high speed transient data</b>	<b>290</b>
11.2.1	A/D board operation and memory requirements	290
11.2.2	Trigger modes (pre- and post-triggering)	290
11.2.3	Trigger source and level	290

---

## **12** The PCMCIA Card **292**

---

	<b>Introduction</b>	<b>292</b>
<b>12.1</b>	<b>History</b>	<b>293</b>
<b>12.2</b>	<b>Features</b>	<b>293</b>
12.2.1	Size and Versatility	293
12.2.2	16-Bit	294
12.2.3	Direct memory access (DMA)	294
12.2.4	Multi-functional and transparent	294
12.2.5	Low voltage	294
12.2.6	Plug and play	294
12.2.7	Execute in place	295
12.2.8	Problems	295
<b>12.3</b>	<b>Products</b>	<b>295</b>
12.3.1	Memory cards	295
12.3.2	Disk drives	295
12.3.3	Pagers	296
12.3.4	Local area networks	296
12.3.5	Modems	296
12.3.6	Cellular telephone	296
12.3.7	Data acquisition	296
12.3.8	Digital multimeter	296
12.3.9	GPS systems	297
12.3.10	Pocket organizer	297
12.3.11	Stand-alone products	297
12.3.12	Full size computers	297
<b>12.4</b>	<b>Construction</b>	<b>297</b>
12.4.1	Size and types	298
12.4.2	Extended types	298
<b>12.5</b>	<b>Hardware</b>	<b>298</b>
12.5.1	Power	299



12.5.2	Pin assignments	299
12.5.3	Memory only cards	299
12.5.4	I/O Cards	300
12.5.5	I/O with direct memory access	300
12.5.6	ATA interface (AT attachment)	301
12.5.7	AIMS interface (auto-indexing mass storage)	302
<b>12.6</b>	<b>Software</b>	<b>302</b>
12.6.1	PC Card environment	303
<b>12.7</b>	<b>PC Card enablers and support software</b>	<b>303</b>
<b>12.8</b>	<b>Future</b>	<b>304</b>
12.8.1	Magazine list and PCMCIA address	304
12.8.2	Personal Computer Memory Card International Association	304

---

## **Appendix A** Glossary **305**

---

## **Appendix B** IBM PC bus specifications **332**

---

<b>B.1</b>	<b>Hardware interrupts</b>	<b>332</b>
<b>B.2</b>	<b>DMA channels</b>	<b>333</b>
<b>B.3</b>	<b>8237 DMA channels</b>	<b>333</b>
	Refresh (AT) 08F	334
<b>B.4</b>	<b>8259 interrupt controller</b>	<b>334</b>
<b>B.5</b>	<b>8253 / 8254 counter/timer</b>	<b>336</b>
<b>B.6</b>	<b>Bus signal information</b>	<b>344</b>
<b>B.7</b>	<b>Card dimensions</b>	<b>346</b>
<b>B.8</b>	<b>Centronics interface standard</b>	<b>347</b>

---

## **Appendix C** Review of the Intel 8255 PPI chip **349**

---

<b>C.1</b>	<b>DIO0CTRL – control register of the 8255</b>	<b>351</b>
<b>C.2</b>	<b>DIOA – port A of the 8255 (offset 0, read/write)</b>	<b>352</b>
<b>C.3</b>	<b>DIOB – port B of the 8255 (offset 1, read/write)</b>	<b>353</b>
<b>C.4</b>	<b>DIOC – port C of the 8255 (offset 2, read/write)</b>	<b>353</b>
<b>C.5</b>	<b>Mode 0: simple I/O</b>	<b>355</b>
<b>C.6</b>	<b>Mode 0 programming</b>	<b>355</b>
<b>C.7</b>	<b>Mode 1: strobed I/O</b>	<b>355</b>
<b>C.8</b>	<b>Mode 1 programming</b>	<b>356</b>
<b>C.9</b>	<b>Mode 2: strobed bi-directional bus I/O</b>	<b>358</b>
<b>C.10</b>	<b>Mode 2 programming</b>	<b>359</b>
<b>C.11</b>	<b>Single-bit set/reset</b>	<b>361</b>
<b>C.12</b>	<b>Mixed mode programming</b>	<b>361</b>

<b>C.13</b>	<b>8255-2 mode 1 and 2 timing diagrams</b>	<b>362</b>
<hr/>		
<b>Appendix D</b>	<b>Review of the Intel 8254 timer-counter chip</b>	<b>364</b>
<b>D.1</b>	<b>8254 architecture</b>	<b>364</b>
	Count register (CR)	366
	Counting element (CE)	366
	Output latch (OL)	366
<b>D.2</b>	<b>8254 registers</b>	<b>366</b>
	TCCTRL timer/counter control register (offset 3, write only)	366
	Configuration mode	367
	Read-back command	368
	Counter latch command	368
	TC0 - timer/counter 0 (offset 0, read/write)	369
	TC1 - timer/counter 1 (offset 1, read/write)	369
	TC2 - timer/counter 2 (offset 2, read/write)	369
<b>D.3</b>	<b>Programming a counter</b>	<b>369</b>
	Data transfer format	370
	Clock pulse input	370
	Gate input	370
<b>D.4</b>	<b>Read operations</b>	<b>370</b>
	Simple read operation	371
	Counter latch command	371
	Read-back command	371
	Multiple counter latch	372
	Counter status information	372
	Latching both status and current count	373
<b>D.5</b>	<b>Counter mode definitions</b>	<b>373</b>
	Mode 0: interrupt on terminal count	373
	Mode 1: hardware re-triggerable one-shot	374
	Mode 2: rate generator	374
	Mode 3: square wave generator	374
	Mode 4: software-triggered strobe	375
	Mode 5: hardware-triggered strobe	375
<b>D.6</b>	<b>Interrupt handling</b>	<b>376</b>
<hr/>		
<b>Appendix E</b>	<b>Thermocouple tables</b>	<b>377</b>
	Type B thermocouple	377
	Type BP thermocouple	378
	Type BN thermocouple	378
	Type E thermocouple	379
	Type J thermocouples	380
	Type JP thermocouples	380
	Type JN thermocouples	381
	Type K thermocouples	381
	Type KP thermocouple	382
	Type KN thermocouple	383

Type R thermocouple	384
Type S thermocouple	385
Type T thermocouple	386
Type TP thermocouple	387
Type TN thermocouple	388

---

**Appendix F** Number systems **389**

---

<b>F.1</b>	<b>Introduction</b>	<b>389</b>
<b>F.2</b>	<b>A generalized number system</b>	<b>389</b>
<b>F.3</b>	<b>Binary numbers</b>	<b>390</b>
F.3.1	Conversion between decimal and binary numbers	391
<b>F.4</b>	<b>Hexadecimal numbers</b>	<b>392</b>
F.4.1	Conversion between binary and hexadecimal	393
<b>F.5</b>	<b>Octal</b>	<b>393</b>
<b>F.6</b>	<b>Binary coded decimal</b>	<b>394</b>
<b>F.7</b>	<b>Binary coded octal systems</b>	<b>394</b>
<b>F.8</b>	<b>Internal representation of information</b>	<b>395</b>
F.8.1	Numeric data	395
F.8.2	Alphanumeric data representation	396
<b>F.9</b>	<b>Binary arithmetic</b>	<b>396</b>

---

**Appendix G** GPIB (IEEE-488) mnemonics & their definitions **398**

---

---

**Index** **403**

---